

Mr. AMIT SAXENA

Designation: Assistant Professor

Qualification: M.Tech., B.Tech.

Specialization: VLSI

Email Id: amitsaxena@mait.ac.in

Office Address: Room No. 412, 4th Block, MAIT, Sec – 22, Rohini, Delhi – 86

Education

Masters in VLSI Design from Shobhit University 2009.

Bachelors in “Electronics & Communication” from GGSIPU, 2004.

Research Interest

Analog Signal Processing, Digital System Design and Microelectronics.

Publications

International Conferences: 04

Selected Papers

1. “Algorithm Design for Generation of Fault Dictionary in Analog VLSI Circuits.” Advances in Recent Technologies in Communication and Computing (ARTCom), 2010 International Conference. Pp. 374-376. Oct 2010.
2. “Alignment of DNA Sequence Using the Features of Global and Local Algorithms along with Matrices”. Advanced Materials Research, Vols. 403-408, pp. 2012-2015, Nov. 2011.
3. “A new approach for testing CMOS circuits for glitches” Computer Design and Applications (ICCD), 2010 International Conference. Pp. V3-595 - V3-598, June 2010.
4. “A new approach to find the alignment of DNA sequence using matrices”. Computer Science and Information Technology (ICCSIT), 2010 3rd IEEE International Conference on (Volume:7). Pp. 451 – 454, July 2010.